PEX 8619

16 Lane, 16 Port PCI Express Switch, 19 x 19mm PBGA

Currently Viewing:

The ExpressLane™ PEX 8619 offers 16 PCI Express Gen 2 (5.0 GT/s) lanes, capable of configuring up to 16 flexible ports and fully conforms to the PCI Express Base Specification, rev 2.0. PEX 8619 architecture supports a high-performance DMA engine with four DMA channels and internal buffer space for internal descriptor support. Up to 256 descriptors are supported internally or alternatively descriptors can also exist in host memory. Each descriptor provides support for large transfer sizes (up to 128MB) giving the user the capability to perform very large data transfers in any direction (memory to device, device to device, memory to memory). PEX 8619 also supports cut-thru with the industry's lowest latency of 140ns (x4 to x1) and offers two virtual channels for traffic prioritization in the system. The device also features an on-chip Non-Transparent port for dual-host and failover applications and supports dual-clock domain operation by virtue of support for Spread Spectrum Clock (SSC) isolation, is offered in a 19 x 19mm 324-ball PBGA and is available in both leaded and lead-free packaging. This device supports Access Control Services (ACS).

Lifecycle Status

Active

Lifecycle Status

Active

Specification Value
Lifecycle Active
ACS/ARI Yes
DMA 4
Dual/ Multi Cast DC
Lanes 16
Latency 140ns
Packaging Size 19mm X 19mm
PCI-SIG® Base Spec. r2.0
Port Count 16
Power Typ. 2
Read Pacing Yes
SSC (Spread Spectrum Clocking ) 1
Temperature -40°C +85°C
Virtual Channels 2

If you're looking for secured documentation for PLX products, you must register first . If you're already registered, please sign in now to get access to your approved documents .

Documentation

Design Guide (1) i
Product Brief (1) i
Selection Guide (1) i
White Papers (1) i

Downloads

If you are looking for older or archived product downloads, please use the documents and downloads search tool.

Software Development Kit (SDK) (5) i